HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.
-
Updated
Oct 2, 2026 - SystemVerilog
HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.
DC-SCMv2 dual-node card
To associate your repository with the opencomputeproject topic, visit your repo's landing page and select "manage topics."