upduino
Here are 14 public repositories matching this topic...
Fairly simple example of 8-color VGA text generation in SystemVerilog for UPduino FPGA
-
Updated
Feb 29, 2024 - SystemVerilog
Example to test all UPduino GPIO outputs
-
Updated
Sep 24, 2024 - SystemVerilog
Desarrollo en Verilog, proyecto de KiCad e informe del Trabajo Práctico N° 2 de 22.13 - Electrónica III. Implementación de calculadora en FPGA.
-
Updated
Dec 1, 2022 - Verilog
UPduino 3.x: new 4 layer layout, various other improvements
-
Updated
Oct 4, 2023 - HTML
Evaluating per particle performance of accelerated and non-accelerated particle filtering on embedded hardware.
-
Updated
May 14, 2023 - C
Educational FPGA lab board for the UPduino v3.1. Switches, LEDs, 7-segment display, VGA, R-2R DAC, ADC and WS2812 behind shift-register scan chains, with a Verilog BSP and worked examples.
-
Updated
Sep 5, 2026
An attempt at a small Verilog implementation of the original Apple 1 on an FPGA
-
Updated
Sep 22, 2025 - Verilog
Add this topic to your repo
To associate your repository with the upduino topic, visit your repo's landing page and select "manage topics."