repositories Search Results · topic:systemverilog org:pulp-platform fork:true

Filter by

• • Code... (...)results
  • Repositories10 (10)results
  • Issues
    results
  • Pull requests
    results
  • Discussions
    results
  • Users
    results
  • More

• Languages

  • SystemVerilog
  • C
  • Python
  • Tcl
  • Verilog
  • More languages...

• Advanced

  • Owner
  • Size
  • Number of followers
  • Number of forks
  • Number of stars
  • Date created
  • Date pushed
  • Topic
  • License
  • Archived
  • Public
  • Private
• Advanced search

Filter:Repositories10 (10)

10 results  (163 ms)

10 results

inpulp-platform (press backspace or delete to remove)

Sort by: Best match

Filter

pulp-platform/axi

AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication

asic

fpga

hardware

rtl

ip

• SystemVerilog
·
• 1.7k
·
• Updated
  15 days ago

Star

pulp-platform/cheshire

A minimal Linux-capable 64-bit RISC-V SoC built around CVA6

asic

fpga

simulation

riscv

systemverilog

• Verilog
·
• 376
·
• Updated
  yesterday

Star

pulp-platform/FlooNoC

A Fast, Low-Overhead On-chip Network

python

generator

systemverilog

noc

axi

• SystemVerilog
·
• 358
·
• Updated
  2 hours ago

Star

pulp-platform/croc

A PULP SoC for education, easy to understand and extend with a full flow for a physical design.

asic

riscv

systemverilog

rtl-design

• SystemVerilog
·
• 285
·
• Updated
  1 hour ago

Star

pulp-platform/carfield

A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …

c

asic

fpga

simulation

riscv

• Tcl
·
• 132
·
• Updated
  on Sep 7

Star

pulp-platform/pulp_soc

pulp_soc is the core building component of PULP based SoCs

riscv

systemverilog

pulp

• Python
·
• 86
·
• Updated
  on Jul 17

Star

pulp-platform/picobello

whatever it means

ai

accelerator

systemverilog

risc-v

noc

• C
·
• 19
·
• Updated
  on Jun 10

Star

pulp-platform/axi_node

Public archive

AXI X-Bar

asic

fpga

systemverilog

axi

• SystemVerilog
·
• 19
·
• Updated
  on Apr 8, 2020

Star

pulp-platform/astral

A space computing platform built around Cheshire, with a configurable number of safety, security, reliability and predictability features…

c

fpga

space

accelerator

riscv

• SystemVerilog
·
• 13
·
• Updated
  on Sep 10

Star

pulp-platform/apb_fll_if

APB Control interface for the ETH FLL

systemverilog

fll

apb

systemrdl

• SystemVerilog
·
• 1
·
• Updated
  on Mar 13

Star

Sponsor open source projects you depend on

Contributors are working behind the scenes to make open source better for everyone—give them the help and recognition they deserve.Explore sponsorable projects

ProTip! Press the / key to activate the search input again and adjust your query.

Sponsor open source projects you depend on

Contributors are working behind the scenes to make open source better for everyone—give them the help and recognition they deserve.Explore sponsorable projects

ProTip! Press the / key to activate the search input again and adjust your query.