Skip to content

Repository files navigation

cpu_cisc

Verilog implementation of 8-bit CISC Processor using 4 phase clocking scheme

Architecture

cisc_arch

Hardware Flowcharts

cisc_flow

Control Word Format

cw_format cw_ty

Instruction Format

iformat

About

Verilog implementation of 8-bit CISC Processor using 4 phase clocking scheme

Topics

Resources

Stars

10 stars

Watchers

3 watching

Forks

Releases

Packages

Contributors

Languages