Skip to content
View astrollo's full-sized avatar
1 follower · 0 following
  • University of Napoli
  • Italy

Block or report astrollo

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. SSM SSM Public

    Approximate Static segmented Multipliers

    VHDL 3

  2. sva-rtl-transpiler sva-rtl-transpiler Public

    Open-source prototype transpiler for generating synthesizable RTL checkers from a subset of SystemVerilog Assertions.

    Python 1