Skip to content
View JiaoXianjun's full-sized avatar

Organizations

@open-sdr

Block or report JiaoXianjun

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
@mordae
Jan Hamal Dvořák mordae

Prague, Czech Republic

@SDR-Technologies
SDR Technologies SDR-Technologies
SDR-Technologies develops distributed RF sensor systems based on SDR and GPU

SDR-Technologies Rambouillet, France

@edy555
TT edy555
Code farmer

Hokkaido, JAPAN

@f4pga
F4PGA f4pga
Open source FPGA toolchain
@peng-zhihui
稚晖 peng-zhihui
野生钢铁侠本侠。

HUAWEI Research Shanghai

@tvlad1234
Vlad Tomoiagă tvlad1234
Electronics engineer, microcontroller enjoyer

Analog Devices, Inc Cluj-Napoca, Romania

@ZoomQuiet
Zoom.Quiet ZoomQuiet
Time is unimportant, only life important.

https://www.buymeacoffee.com/zoomquiet ZhuHai,China,Earth

@ForgotFun
佐须之男 ForgotFun
拥有10年Linux嵌入式开发经验,专注于网络设备系统

路由器固件定制、技术咨询、OpenWrt开发培训 联系方式:18013582125

@briansune
Brian Sune briansune
@briansune2pcb FPSOC/FPGA/ASIC Verilog/VHDL/Scala Modelsim/VCS Python STM/AVR/PIC/WCH PD3.x MIPI C/DSI DP/TMDS

Earth

@aolofsson
Andreas Olofsson aolofsson
Democratizing silicon

Zero ASIC Corporation Cambridge, MA, USA

@guruofquality
Josh Blum guruofquality
http://www.joshknows.com/blog LinkedIn: http://lnkd.in/BDc5vD
@geeanlooca
Gianluca geeanlooca
Project Engineer at Qascom 🛰️🚀 | R&D Engineer | PhD in Information Engineering - Photonics and Electromagnetism

Qascom Italy

@sequencer
Jiuyang Liu sequencer
0x8D7B5A. I work for open source chip design.

Xinpian, Tech Wuhan, China

@WangXuan95
Dr.W.X WangXuan95
PhD graduated from USTC // FPGA // Verilog // Data Compression // LLM newbie // Hope to bring better open source projects. Welcome to report bugs.

Univ. of Sci. & Tech. of China (USTC) China

@kirateys
Kiratey Patil kirateys
SoC Design Engineer

Intel Corp. Bangalore, INDIA

@regymm
regymm regymm
Post-undergrad amateur programmer

Xtal Hart Tech

@summershrimp
Hakusai Zhang summershrimp
Co-founders of @Asuri-Team

@Asuri-Team Hangzhou, China

@helenleigh
Helen Leigh helenleigh
Hardware hacking and musical experiments. I write things sometimes. Head of Community at Crowd Supply.

Crowd Supply Portland, OR

@jiska2342
Jiska Classen jiska2342
Wireless, hardware & firmware hacking

@seemoo-lab

@black-pigeon
black-pigeon

Shanghai, China

@MicroPhase
MicroPhase MicroPhase
MicroPhase, ANTSDR series Software Define Radio Platforms Provider.

MicroPhase Shanghai,China

@adejavel
Aymeric de JAVEL adejavel
Protocol stack software engineer

Amarisoft Paris, France

@acetcom
Sukchan Lee acetcom

Open5GS Seoul, Republic of Korea

@miaoski
miaoski miaoski

@g0v Taipei City

@xieyaxiongfly
YaxiongXie xieyaxiongfly
Assistant Professor @ University at Buffalo, SUNY

University at Buffalo US

@mkkassem
Mohamed Kassem mkkassem

efabless.com The Universe

@cw1997
Chang Wei cw1997
昌维 Focus on Computer Science(CS) and Electronic Engineering(EE) As a full stack engineer,I research everything from the Digital Circuits to the User Interface

National Taiwan Normal University No. 9, Shida Rd., Da'an Dist., Taipei City 106311, Taiwan

@E7mer
E7mer
security research